Files
Lenny Khazan aebd53ce61 Schematic layout persistence (#31)
* port changes from main repo

* persist sch position

* Update tests

* remove unused
2025-07-14 02:20:13 -04:00

24 lines
344 B
Plaintext

load("@stdlib/properties.zen", "Layout")
Resistor = Module("@stdlib/generics/Resistor.zen")
P1 = Net("P1")
P2 = Net("P2")
Resistor(
name = "R1",
value = "1kohm",
package = "0603",
P1 = P1,
P2 = P2,
)
Resistor(
name = "R2",
value = "1kohm",
package = "0603",
P1 = P1,
P2 = P2,
)
Layout(name = "Module", path = "module/")